



*DP*2525

Low Cost Primary Side Regulation(PSR) PWM Power Switch

FEATURES

- Low Cost Solution Buil-in 800V power BJT
- Multi-Mode PSR Control
- Audio Noise Free Operation
- Optimized Dynamic Response
- Low Standby Power <100mW
- Programmable Cable Drop Compensation (CDC) in CV Mode
- Built-in AC Line & Load CC Compensation
- Build in Protections:
 - Short Load Protection (SLP)
 - Cycle-by-Cycle Current Limiting
 - Leading Edge Blanking (LEB)
 - Pin Floating Protection
 - VDD OVP & UVP & Clamp
- Available with DP2525 Versions in SOP-7 Package

APPLICATIONS

- Battery Chargers for Cellular Phones
- AC/DC Power Adapter and LED Lightings


GENERAL DESCRIPTION

DP2525 is a low cost and high performance Primary Side Regulation (PSR) controller for offline small power converter applications which can provide very tight output voltage regulation (CV) and output current control (CC) ideal for charging applications.

In CV mode, DP2525 adopts Multi Mode Control which uses the hybrid of AM (Amplitude Modulation) mode and (Frequency Modulation) FM mode to improve system efficiency and reliability. In CC mode, the IC uses PFM control with line and load CC compensation. The IC can achieve audio noise free operation and optimized dynamic response. The built-in Cable Drop Compensation (CDC) function can provide excellent CV performance.


DP2525 integrates functions and protections of Under Voltage Lockout (UVLO), VDD over Voltage Protection (VDD OVP), Cycle-by-cycle Current Limiting (OCP), Short Load Protection (SLP), Pin Floating Protection, VDD Clamping, etc.

TYPICAL APPLICATION CIRCUIT






Pin Configuration



Marking Information



Description:

DPXXXX for product name;


AXXXXXX The A represents the version, in A - C 3 letters; the first X represents the last year, 2014 is 4; The second X represents the month, in A - L 12 letters; The third and fourth X On behalf of the date, 01-31 said; The last two X represents the wafer batch code.

Pin Description (DP2525)

Fill Description (DF 2323)						
Pin Number	Pin Name	I/O	Description			
1	VDD	Р	Power Supply Pin of the Chip.			
2	FB	I	System feedback pin which regulates both the output voltage in CV mode and output current in CC mode based on the flyback voltage of the auxiliary winding.			
3	NC	NC				
4	CS	I	Current Sense Input Pin.			
5,6	HV	0	The Power BJT Collector			
7	GND	Р	The Ground of the IC			



Block Diagram



Ordering Information

Part Number	Output Power(W) @230V± 15%	Output Power (W) @90-264V(Description
DP2525A	3.5	2.5	SOP-7, Halogen
DP2525B	6	4.5	free,2500Pcs/Reel
DP2525C	7.5	6	



Absolute Maximum Ratings (Note 1)

Parameter	Value	Unit
HV PIN Maximum Voltage	-0.3-700	V
HV PIN Peak Current @DP2525A	350	mA
HV PIN Peak Current @DP2525B	480	mA
HV PIN Peak Current @DP2525C	840	mA
VDD DC Supply Voltage	30	V
VDD DC Clamp Current	10	mA
CS, BASE voltage range	-0.3 to 7	V
FB voltage range	-0.7 to 7	V
RθJA (°C/W) (SOP8)	90	°C/W
Maximum Junction Temperature	150	°C
Operating Temperature Range	-40 to 85	°C
Storage Temperature Range	-65 to 150	°C
Lead Temperature (Soldering, 10sec.)	260	°C
ESD Capability, HBM (Human Body Model)	3	kV
ESD Capability, MM (Machine Model)	250	V

Recommended Operation Conditions (Note 2)

Parameter	Value	Unit	
Supply Voltage, VDD	7 to 24	V	
Operating Ambient Temperature	-40 to 85	O°	
Maximum Switching Frequency @ Full Loading	70	kHz	
Minimum Switching Frequency @ Full Loading	35	kHz	

ELECTRICAL CHARACTERISTICS (T_A = 25°C, VDD=20V, if not otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit	
Supply Voltage Section(VDD Pin)							
I_{VDD_st}	Start-up current into VDD pin			3	20	uA	
I_{VDD_Op}	Operation Current			0.8	1.5	mA	
$I_{VDD_standby}$	Standby Current			0.5	1	mA	
V_{DD_ON}	VDD Under Voltage Lockout Exit		16.5	18	19.5	٧	
V_{DD_OFF}	VDD Under Voltage Lockout Enter		5.5	6.5	7	V	
V_{DD_OVP}	VDD OVP Threshold		25	27.5	30	V	
$V_{\text{DD_Clamp}}$	VDD Zener Clamp Voltage	I(V _{DD}) = 7 mA	28	30	32	٧	
Control Function Section (FB Pin)							




V_{FBREF}	Internal Error Amplifier (EA) Reference Input		1.97	2.0	2.03	V	
V _{FB_SLP}	Short Load Protection (SLP) Threshold			0.6		V	
T _{FB_Short}	Short Load Protection (SLP) Debounce Time			10		ms	
V_{FB_DEM}	Demagnetization Comparator Threshold			25		mV	
T_{off_min}	Minimum OFF time	(Note 3)		2		us	
T _{off_max}	Maximum OFF time			5		ms	
I _{Cable_max}	Maximum Cable Drop Compensation(CDC) Current			60		uA	
Current Se	nse Input Section (CS Pin)						
T _{LEB}	CS Input Leading Edge Blanking Time			500		ns	
V _{cs(max)}	Current limiting threshold		490	500	510	mV	
T _{D_OC}	Over Current Detection and Control Delay			100		ns	
BJT Section (HV Pin)							
VCEO	Collector-Emitter voltage			500		V	
Vсво	Collector-Base voltage			800		V	


Note1. Stresses listed as the above "Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to maximum rating conditions for extended periods may remain possibility to affect device reliability.


Note2. The device is not guaranteed to function outside its operating conditions.





CHARACTERIZATION PLOTS
















PERATION DESCRIPTION

DP2525 is a high performance, multi mode, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) controller. The built-in high precision CV/CC control with high level protection features makes it suitable for offline small power converter applications.

System Start-Up Operation

Before the IC starts to work, it consumes only startup current (typically 3uA) which allows a large value startup resistor to be used to minimize the power loss and the current flowing through the startup resistor charges the VDD hold-up capacitor from the high voltage DC bus. When VDD reaches UVLO turn-on voltage of 18V (typical), DP2525 begins switching and the IC operation current is increased to be 1mA (typical). The hold-up capacitor continues to supply VDD before the auxiliary winding of the transformer takes the control of VDD voltage.




Fig.1

Once DP2525 enters very low frequency FM (Frequency Modulation) mode, the operating current is reduced to be 0.8mA typically, which helps to reduce the standby power loss.


PSR Constant Voltage Modulation (PSR-CVM)

In primary side control, the output voltage is sensed on the auxiliary winding during the transfer of transformer energy to the secondary. Fig.2 illustrates the CV sampling signal timing waveform in DP2525. As shown in Fig.2, it is clear that there is a down slope representing a decreasing total rectifier Vf and its voltage drop as the secondary current decreases to zero. To achieve an accurate representation of the secondary output voltage on the auxiliary winding, the CV sampling signal blocks the leakage inductance reset and ringing. When the CV sampling process is over, the internal sample/hold (S&H) circuit captures the error signal and amplifies it through the internal Error Amplifier (EA). The output of EA is sent to the Primary Side Constant Voltage Modulator (PSR-CVM) for CV control. The internal reference voltage for EA is trimmed to 2V with high accuracy.

During the CV sampling process, an internal variable current source is flowing to FB pin for Cable Drop Compensation (CDC). Thus, there is a step at FB pin in the transformer demagnetization process, as shown in Fig.2. Fig.2 also illustrates the equation for "demagnetization plateau", where Vo and VF is the output voltage and diode forward voltage; R1 and R2 is the resistor divider connected from the auxiliary winding to FB Pin, Ns and Na are secondary winding and auxiliary winding respectively.

When system enters over load condition, the output voltage falls down and the FB sampled voltage should be lower than 2V internal reference which makes system enter CC Mode automatically.





PSR Constant Current Modulation (PSR-CCM)

Timing information at the FB pin and current information at the CS pin allow accurate regulation of the secondary average current. The control law dictates that as power is increased in CV regulation and approaching CC regulation the primary peak current is at Ipp(max), as shown in Fig.3.




Fig.3

Referring to Fig.3 above, the primary peak current,

transformer turns ratio, secondary demagnetization (Tdem), and switching period determines the secondary average output current lout. Ignoring leakage inductance effects, the equation for average output current is shown in Fig.3. When the average output current lout reaches the regulation reference in the Primary Side Constant Current Modulator (PSR-CCM) block, the IC operates in pulse frequency modulation (PFM) mode to control the output current at any output voltage at or below the voltage regulation target as long as the auxiliary winding can keep VDD above the UVLO turn-off threshold.

In DP2525, the ratio between Tdem and Tsw in CC mode is 1/2. Therefore, the average output current can be expressed as:

$$I_{CC_OUT}(mA) \cong \frac{1}{4} \times N \times \frac{500mV}{Rcs(\Omega)}$$

In the equation above,

N----The turn ratio of primary side winding to secondary side winding.

Rcs--- the sensing resistor connected between the power BJT emitter to GND. I

Multi Mode Control in CV Mode

To meet the tight requirement of averaged system efficiency and no load power consumption, a hybrid of frequency modulation (FM) and amplitude modulation (AM) is adopted in DP2525 which is shown in the Fig 4.

Around the full load, the system operates in FM mode. When normal to light load conditions, the IC operates in FM+AM mode to achieve excellent regulation and high efficiency. When the system is near zero loading, the IC operates in FM again for standby power reduction. In this way, the no-load consumption can be less than 70mW.






Fig.4


Programmable Cable Drop Compensation (CDC) in CV Mode

In smart phone charger application, the battery is always connected to the adapter with a cable wire which can cause several percentages of voltage drop on the actual battery voltage. In DP2525, an offset voltage is generated at FB pin by an internal current source (modulated by CDC block, as shown in Fig.5) flowing into the resistor divider. The current is proportional to the switching period, thus, it is inversely proportional to the output power Pout. Therefore, the drop due the cable loss can be compensated. As the load decreases from full loading to zero loading, the offset voltage at FB pin will increase. By adjusting the resistance of R1 and R2 (as shown in Fig.), the cable loss compensation can be programmed. The percentage of maximum compensation is given by

$$\frac{\Delta V(cable)}{Vout} \approx \frac{Icable_max \times (R1//R2)}{V_{FB REF}} \times 100\%$$

For example, R1=3K Ω , R2=18K Ω , The percentage of maximum compensation is given by:

$$\frac{\Delta V(cable)}{Vout} = \frac{60uA \times (3K//18K)}{2V} \times 100\% = 7.7\%$$






Fig.5

Optimized Dynamic Response

In DP2525, the dynamic response performance is optimized to meet USB charge requirements.

Audio Noise Free Operation


As mentioned above, the multi-mode CV control with a hybrid of FM and AM provides frequency modulation. An internal current source flowing to CS pin realizes CS peak voltage modulation. In DP2525, the optimized combination of frequency modulation and CS peak voltage modulation algorithm can provide audio noise free operation from full loading to zero loading.

Dynamic BJT Base Drive

DP2525 drives a power BJT with dynamic base drive control to optimize efficiency. The BJT base drive current ranges from 10mA to 30mA (typical), and is dynamically controlled according to the power supply load change. The higher the output power, the higher the based current. Specifically, the base current is related to CS peak voltage, as



shown in Fig.6



Short Load Protection (SLP)

In DP2525, the output is sampled on FB pin and

then compared with a threshold of UVP (0.6V typically) after an internal blanking time (10ms typical).

In DP2525, when sensed FB voltage is below 0.6V, the IC will enter into Short Load Protection (SLP) mode, in which the IC will enter into auto recovery protection mode.


VDD Over Voltage Protection (OVP) and Zener Clamp


When VDD voltage is higher than 27.5V (typical), the IC will stop switching. This will cause VDD fall down to be lower than VDD_OFF (typical 6.5V) and then the system will restart up again. An internal 30V (typical) zener clamp is integrated to prevent the IC from damage.



Package Dimension







Symbol	Dimensions	In Millimeters	Dimensions In Inches		
	Min	Max		Min	
Α	1.350	1.750	Α	1.350	
A1	0.100	0.250	A1	0.100	
A2	1.350	1.550	A2	1.350	
b	0.330	0.510	b	0.330	
С	0.170	0.250	С	0.170	
D	4.700	5.100	D	4.700	
е	1.270 (BSC)	0.050 (BSC)	е	1.270 (BSC)	
E1	5.800	6.200	E1	5.800	
E	3.8	300	4.0	000	
L	0.400	1.270	L	0.400	
θ	0°	8°	θ	0°	

公司名: 深圳市工采网络科技有限公司